TSMC-01-1693



April 16, 2004

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/785,524 02/24/04

Kuen-Chyr Lee et al.

A METHOD FOR IMPROVING THE ELECTRICAL CONTINUITY FOR A SILICON-GERMANIUM FILM ACROSS A SILICON/OXIDE/POLY-SILICON SURFACE USING A NOVEL TWO-TEMPERATURE PROCESS

## INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on April 26, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

## TSMC-01-1693

- U.S. Patent 6,346,453 to Kovacic et al., "Method of Producing a Si-Ge Base Heterojunction Bipolar Device," describes a method for making an HBT using a sacrificial layer over a Si-Ge layer to protect an area for where an emitter is later formed.
- U.S. Patent 5,523,243 to Mohammad, "Method of Fabricating a Triple Heterojunction Bipolar Transistor," describes a method for making a triple HBT by forming a Si/Si-Ge superlattice for the base and a second superlattice for the emitter.
- U.S. Patent 5,256,550 to Laderman et al., "Fabricating a Semiconductor Device with Strained Si1-x Gex Layer," describes a method for forming a strained SixGe1-x layer for the base of a bipolar transistor to improve the emitter injection efficiency.
- U.S. Patent 6,251,738 to Huang, "Process for Forming a Silicon-Germanium Base of Heterojunction Bipolar Transistor," describes a method for making a Si-Ge base on a mesa and then removing the Si-Ge adjacent to the mesa.

## TSMC-01-1693

U.S. Patent 5,951,757 to Dubbelday et al., "Method for Making Silicon Germanium Alloy and Electric Device Structures," describes a semiconductor structure which comprises at least one relaxed SiGe buffer formed on a silicon-on-insulator (SOI) substrate.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

Form PTO-1449  Docum Number (Options)  Acquisite Number  Acquisite Number																
ואבחי	าน	۸٣	ΊΛ	Ŋ	יוח	c۲	N 1	UCITOE W	ŹΤ	TATION E	TSMO	2-01-11	693 1	0/785	,520	4
1111 01	INFORMATION DISCLOSURE CITATION IN AN APPLICATION APR 2 9 2004 ELLEN													1	+	1.
:									`	APR 2 9 ZUUA	19 Ing Dan	1 .	nyr	an ry my		
· · · · · · · · · · · · · · · · · · ·	[0:		0401		7100	713 1		corray)	K.	18 m = 18	<b></b>	02/24	04		<del></del>	
бумінел	Τ							· · · · · · · · · · · · · · · · · · ·	_	& TENDENCE		UMENTS			1	
MUNT		χυ Τ_	u D	KT )	HON	IBC	л Г	DATE	-		HUNE		CUL	Macmi		TLO DATE
	6	3	4	6	4	5	3	2/12/02	4	Kovac	ic et	d.	438	312	1/2	7/00
	5	5	2	3	2	4	3	6/4/96	-	Moha	nmad		437	31	6/9	2/94
	5	2	5	6	5	5	0	10/26/9:	<b>3</b> _	Lader	man	et al.	437	106	6/1:	2/9/
	6	2	5	L	2	3	Ŷ	6/26/01		Huana	<b>.</b>	· . · · · . · . · . · . · . · . · .	438	312	1/1	0/00
·.			1 1		1 1		1	9/14/99	Ι.	Dubbe	Idan	et al.	117	102	5/	6197
1																
											· · · · · · · · · · · · · · · · · · ·					
		-		_	-	_			1		· · · · · · · · · · · · · · · · · · ·					
		-				-	-		1					<del></del>	·	<del>-:</del>
	-	-		_		-	-		1	44	· · · · · · · · · · · · · · · · · · ·	<del></del>			-	
	1	٠.	لــنا	<u> </u>	<b>L_</b>	i	L	1	FC	DREIGN PA	TENT D	OCUMENTS	<u></u> }	<u> </u>	<u> </u>	<del></del>
	000	OCCUPENT HUMBER						cute ca			אטא	<del></del>	cuss	SUBCLASS	Transl	<del>.,</del>
		_	Ţ	_	$\neg$	٦	-				<del></del>				YES	1 1/0
		-	$\dashv$	-	-	-	$\dashv$	·								
	_	-	- -	_	-	-	-									<u> </u>
			$\dashv$			_	_									
			_	_	_	_	_					·				<u> </u>
						_					· · · · · · · · · · · · · · · · · · ·					
									0,	THER DOC	UMENTS	(Induding Au	uxor, Tivo, Da	la, Partinari	Pagos, El	c.)
<b>'</b>										<del></del>	<del></del>					
															·	<del></del>
				•												
		 								<u> </u>			<del> </del>	·	<u>,</u>	
								<del></del>		<del></del>	·					
										<del></del>	γ	······································			<del>-:</del>	
EXAMP <sup>©</sup> CЛ											DATE CON	COENED			•	
								·						,	<del></del>	
· ·																